




**DESCRIPTION**

STN4438 is the N-Channel logic enhancement mode power field effect transistor which is produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as power management and other battery powered circuits where high-side switching.

**PIN CONFIGURATION  
SOP-8****FEATURE**

- 60V/8.2A,  $R_{DS(ON)} = 35m\Omega$  (Typ.)  
@ $V_{GS} = 10V$
- 60V/7.6A,  $R_{DS(ON)} = 45m\Omega$   
@ $V_{GS} = 4.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- SOP-8 package design

**PART MARKING**







**ABSOULTE MAXIMUM RATINGS (Ta = 25°C Unless otherwise noted )**

Parameter	Symbol	Typical	Unit	
Drain-Source Voltage	VDSS	60	V	
Gate-Source Voltage	VGSS	±20	V	
Continuous Drain Current (TJ=150°C)	TA=25°C TA=70°C	ID	8.2 6.6	A
Pulsed Drain Current	IDM	40	A	
Continuous Source Current (Diode Conduction)	IS	3.0	A	
Power Dissipation	TA=25°C TA=70°C	PD	3.1 2.0	W
Operation Junction Temperature	TJ	150	°C	
Storage Temperature Range	TSTG	-55/150	°C	
Thermal Resistance-Junction to Ambient	R <sub>θJA</sub>	70	°C/W	






**ELECTRICAL CHARACTERISTICS ( Ta = 25°C Unless otherwise noted )**





Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> =0V, ID=250uA	60			V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , ID=250uA	1.0		3.0	V
Gate Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =48V, V <sub>GS</sub> =0V			1	uA
		V <sub>DS</sub> =48V, V <sub>GS</sub> =0V T <sub>J</sub> =5°C			5	
On-State Drain Current	I <sub>D(on)</sub>	V <sub>DS</sub> ≥5V, V <sub>GS</sub> =10V	40			A
Drain-source On-Resistance	R <sub>D(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =10A V <sub>GS</sub> =4.5V, I <sub>D</sub> =8A		35 45	40 50	mΩ
Forward Transconductance	g <sub>f</sub>	V <sub>DS</sub> =5V, I <sub>D</sub> =6.2AV		24		S
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.8	1.2	V
<b>Dynamic</b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =30V, V <sub>GS</sub> =10V I <sub>D</sub> =8.2A		48	58	nC
Gate-Source Charge	Q <sub>gs</sub>			24.2	30	
Gate-Drain Charge	Q <sub>gd</sub>			14.5		
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 30V, V <sub>GS</sub> =0V F=1MHz		1600		pF
Output Capacitance	C <sub>oss</sub>			155		
Reverse TransferCapacitance	C <sub>rss</sub>			116		
Turn-On Time	t <sub>d(on)</sub> tr	V <sub>DS</sub> =30V, R <sub>L</sub> =3.6Ω V <sub>GEN</sub> =3V		8.5		nS
Turn-Off Time	t <sub>d(off)</sub> tf			6		
				29		
				6		

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



**PACKAGE OUTLINE SOP-8P**

SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.47	1.60	1.73	0.058	0.063	0.068
A1	0.10	—	0.25	0.004	—	0.010
A2	—	1.45	—	—	0.057	—
b	0.33	0.41	0.51	0.013	0.016	0.020
C	0.19	0.20	0.25	0.0075	0.008	0.0098
D	4.80	4.85	4.95	0.189	0.191	0.195
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
e	—	1.27	—	—	0.050	—
L	0.38	0.71	1.27	0.015	0.028	0.050
$\triangle y$	—	—	0.076	—	—	0.003
$\theta$	0°	—	8°	0°	—	8°